

香港中文大學

The Chinese University of Hong Kong

CENG3430 Rapid Prototyping of Digital Systems Lecture 03: Architectural Styles of VHDL

Ming-Chang YANG

mcyang@cse.cuhk.edu.hk

Recall: What we have done in Lab01



Hardware

Simulation

```
architecture Behavioral of AND TEST is
entity AND Gate is
   port ( A: in STD LOGIC;
           B: in STD LOGIC;
           C : out STD LOGIC);
end AND Gate;
architecture AND arch of
AND Gate is
begin
    C \leq A and B;
end AND arch;
```

component AND Gate port(A, B: in STD LOGIC; C: out STD LOGIC); end component; signal ai, bi: STD LOGIC; signal ci: STD LOGIC; begin AND Gate port map (A => ai, B => bi, $C \implies ci);$ process begin

```
ai <= '0'; bi <= '0';
        wait for 100 ns;
        ai <= '1'; bi <= '0';
        wait for 100 ns;
        ai <= '0'; bi <= '1';
        wait for 100 ns;
        ai <= '1'; bi <= '1';
        wait;
    end process;
end Behavioral;
```

Outline




- Architectural Design Methods
 - Structural Design ("port map")
 - Data Flow Design (concurrent statements)
 - Behavioral Design ("process")
- Concurrent vs. Sequential Statements
- Revisit: Signal (<=) and Variable (:=) Assignments
- Design Constructions
 - Concurrent: when-else, with-select-when
 - Sequential: if-then-else, case-when, loop

Structural Design: Use "port map"




• Structural Design: Like a circuit but describe it by text.




Connected by **port map** in architecture body

Design Steps:
 Step 1: Create entities
 Step 2: Create components from entities
 Step 3: Use "port map" to relate the components

Step 1: Create Entities






Step 2: Create Components



component and2 --create components- port (a,b: in std_logic; c: out std_logic);
end component;

component or2 --create components- port (a,b: in std_logic; c: out std_logic);
end component;

a b b



Step 3: Connect Components



label1 & label 2 are line labels


begin

→ label1: and2 port map (in1, in2, inter_sig);

→ label2: or2 port map (inter_sig, in3, out1);

end test_arch;

Lines can be interchanged for the same circuit design.



Put Together: A Running Example



1	library IEEE;	1	library IEEE;	
2	use IEEE.STD_LOGIC_1164.ALL;	2	use IEEE.STD_LOGIC_1164.ALL;	
3	entity and2 is Step 1	3		
4	port (a,b: in STD_LOGIC;	4	entity test is	
5	c: out STD_LOGIC);	5	<pre>port (in1: in STD_LOGIC; in2: in STD_LOGIC;</pre>	
6	end and2;	6	in3: in STD_LOGIC;	
7	architecture and2_arch of and2 is	7	out1: out STD_LOGIC);	
8	begin	8	end test;	
9	$c \ll a and b;$	9	architecture test_arch of test is	
10	end and2_arch;	10	component and 2create component Step 2	
11		11		
12	library IEEE;	12	end component ;	
13	use IEEE.STD_LOGIC_1164.ALL;	13	component or2create component	
14	entity or2 is Step 1	14	<pre>port (a,b: in std_logic; c: out std_logic);</pre>	
15	port (a,b: in STD_LOGIC;	15	end component ;	
16	c: out STD_LOGIC);	16	<pre>signal inter_sig: std_logic;</pre>	
17	end or2;	17	begin Step 3	
18	architecture or2_arch of or2 is	18	label1: and2 port map (in1, in2, inter_sig);	
19	begin	19	<pre>label2: or2 port map (inter_sig, in3, out1);</pre>	
20	$c \ll a \text{ or } b;$	20	end test_arch;inter_sig	
	end or2_arch;		in1 out1	
CE	CENG3430 Lec03: Architectural Styles of VHDL (v1.1) in 3 8			

Student	ID:
Name:	

Date:

• Draw the schematic diagram for the following lines:

i label_u0: and2 port map (a, c, x);

ii label_u1: or2 port map (b, x, y);

- When will lines i and ii be executed? Answer: ______
- Complete lines i and ii if the circuit is as follows:



Another Running Example



```
entity test and and 2 is
                                            inter sig
port ( in1: in STD LOGIC;
                                  in1
       in2: in STD LOGIC;
                                  in2
                                                              out1
                                  in3
       in3: in STD LOGIC;
      out1: out STD LOGIC
  );
end test and and 2;
architecture test and and 2 arch of test and and 2 is
component and2
                                                   No need to create the
                                                   component for the same
  port (a, b: in std_logic; c: out std_logic);
                                                   entity for several times
end component ;
signal inter sig: std logic;
begin
                                                         But you can use
    label1: and2 port map (in1, in2, inter sig);
                                                        the component
    label2: and2 port map (inter sig, in3, out1);
                                                         multiple times
end test andand2 arch;
```

Student ID:	
Name:	

• Draw the schematic diagram and fill in the truth table for the following the half-adder:

```
library IEEE; --Vivado 14.4 ok
use IEEE.STD LOGIC 1164.ALL;
entity half adder is -- another example
                                         Х
port ( x: in bit; y: in bit;
      sum: out bit; carry: out bit );
end half adder;
architecture arch of half adder is
                                          У
component xor2
  port(a,b: in bit; c: out bit);
end component;
component and2
  port(a,b: in bit; c: out bit);
end component;
begin
   label1: xor2 port map (x, y, sum);
   label2: and2 port map (x, y, carry);
end arch;
CENG3430 Lec03: Architectural Styles of VHDL (v1.1)
```



inp	out	output		
x	У	carry	sum	

Date:

Outline



- Architectural Design Methods
 Structural Design ("port map")
 - Data Flow Design (concurrent statements)
 - Behavioral Design ("process")
- Concurrent vs. Sequential Statements
- Revisit: Signal (<=) and Variable (:=) Assignments
- Design Constructions
 - Concurrent: when-else, with-select-when
 - Sequential: if-then-else, case-when, loop

Data Flow: Use Concurrent Statements

- Data flow design method uses concurrent statements instead of "port map".
 - Concurrent statements can be interchanged freely.
 - There's no "execution order" for concurrent statements.

```
1 library IEEE; %Vivado2014.4 tested ok
 2 use IEEE.STD LOGIC 1164.ALL;
 3 entity eqb comp4 is
   port (a, b: in std logic vector(3 downto 0);
 4
          equals, bigger: out std logic);
 5
  end eqb comp4;
 6
 7 architecture dataflow4 of eqb comp4 is
 8 begin
     equals <= '1' when (a = b) else '0'; --concurrent
 9
10 bigger <= '1' when (a > b) else '0'; --concurrent
11 end dataflow4;
                                Lines 9 & 10 will be executed whenever
CENG3430 Lec03: Architectural Styles of VHDL (v1.1) signal a or b (or both) changes.
```

Student ID:	Date:
Name:	

- Draw the schematic circuit of this code:
- 1 library IEEE; --Vivado 14.4
- 2 use IEEE.STD_LOGIC_1164.ALL;
- 3 entity abc is
- 4 port (a,b,c: in std_logic;
- 5 y: out std_logic);
- 6 end abc;
- 7 architecture abc_arch of abc is
- 8 signal x : std_logic;
- 9 begin
- 10 x <= a nor b;
- 11 $y \leq x$ and c;
- 12 end abc_arch;

Answer:

Structural vs. Data Flow



Structural

```
(port map)
architecture test arch of test is
component and2
 port (a,b: in std logic;
          c: out std logic);
end component ;
component nor2
 port (a,b: in std logic;
          c: out std logic);
end component ;
signal x: std logic;
begin
  label1: nor2 port map (a, b, x);
  label2: and2 port map (x, c, y);
end test arch;
```


CENG3430 Lec03: Architectural Styles of VHDL (v1.1)

Data Flow

(concurrent statements)

```
architecture test_arch of test is
signal x : std_logic;
begin
    x <= a nor b;
    y <= x and c;</pre>
```

end test_arch;



Outline



- Architectural Design Methods
 - Structural Design ("port map")
 - Data Flow Design (concurrent statements)
 - Behavioral Design ("process")
- Concurrent vs. Sequential Statements
- Revisit: Signal (<=) and Variable (:=) Assignments
- Design Constructions
 - Concurrent: when-else, with-select-when
 - Sequential: if-then-else, case-when, loop

Behavioral Design: Use "process"



Behavioral design is sequential

 Just like a sequential program
 Statement 1
 Statement 2

- The keyword is "process":
 - The main character is "process (sensitivity list)".
 - A process is executed when one (or more) of the signals in the sensitivity list changes.

Statement 3

end

- Statements inside a process are sequentially executed.

Behavioral Design Example

```
library IEEE; --vivado14.4
use IEEE.STD_LOGIC_1164.ALL;
entity eqcomp4 is port(
port (a, b: in std_logic;_vector(3 downto 0)
        equals: out std_logic);
end eqcomp4;
architecture behavioral of eqcomp4 is
begin
```

begin

```
if a = b then
    equals <= '1';
else
    equals <= '0';
end if;
end process;
end behavioral;</pre>
```

Sequential Execution:

Statements inside a process are sequentially executed.





Recall: What we have done in Lab01



Hardware

Simulation

C: out STD LOGIC);

AND Gate port map (A => ai, B => bi,

ai <= '0'; bi <= '0';

ai <= '1'; bi <= '0';

ai <= '0'; bi <= '1';

ai <= '1'; bi <= '1';

wait for 100 ns;

wait for 100 ns;

wait for 100 ns;

wait;

end **process**;

 $C \implies ci);$

port(A, B: in STD LOGIC;

process

begin

```
architecture Behavioral of AND TEST is
entity AND Gate is
                                    component AND Gate
    port ( A: in STD LOGIC;
           B: in STD LOGIC;
            C : out STD LOGIC);
                                    end component;
end AND Gate;
                                   signal ai, bi: STD LOGIC;
                                    signal ci: STD LOGIC;
architecture AND arch of
                                   begin
AND Gate is
begin
    C \leq A and B;
end AND arch;
         1) It is legal to have a
            process WITHOUT a
            sensitivity list.
         2) Such process MUST have
            some kind of time-delay or
            wait (Lec05).
```

CENG3430 Lec03: Architectural Styles of VHDL (v1ehd Behavioral;

Outline



- Architectural Design Methods
 - Structural Design ("port map")
 - Data Flow Design (concurrent statements)
 - Behavioral Design ("process")
- Concurrent vs. Sequential Statements
- Revisit: Signal (<=) and Variable (:=) Assignments
- Design Constructions
 - Concurrent: when-else, with-select-when
 - Sequential: if-then-else, case-when, loop

Concurrent vs. Sequential Statements

Concurrent Statement

- Statements inside the architecture body can be executed concurrently, except statements enclosed by a process.
- Every statement will be <u>executed once</u> whenever any signal in the statement changes.

Sequential Statement

- Statements within a process are executed sequentially, and the result is obtained when the process is complete.
- process (sensitivity list): When one or more signals in the sensitivity list change state, the process <u>executes once</u>.
- A process can be treated as one concurrent statement in the architecture body.

Concurrent with Sequential

- 1 library IEEE; --vivado14.4 ok
- 2 use IEEE.STD_LOGIC_1164.ALL;
- 3 entity conc_ex is

- in1 in2 in3
- 4 port (in1,in2,in3: in std_logic;
- 5 out1,out2 : inout std_logic);
- 6 end conc_ex;
- 7 architecture for ex_arch of conc_ex is
- 8 begin
- 9 process (in1, in2)
- 10 begin
- 11 out1 <= in1 and in2;</pre>
- 12 end process;

The process (9-12) and line 13 are concurrent and can be <u>interchanged</u>!

- 13 out2 <= out1 and in3; -- concurrent statement
- 14 end for_ex_arch;

```
CENG3430 Lec03: Architectural Styles of VHDL (v1.1)
```

Student ID:	
Name:	

Date:

- State concurrent and sequential statements:
 - 1 architecture for ex arch of for ex is
 - 2 begin
 - 3 outx1 < = out1 and in3;
 - 4 process (in1, in2)
 - 5 begin
 - 6 out1 <= in1 and in2;


8
$$outx2 < = out1 \text{ or in3};$$

9 end for_ex_arch;

Student	ID:	
Name:		

Date:

• Use structural, data flow, and behavioral designs to implement the following circuit in VHDL:



Outline




- Architectural Design Methods
 - Structural Design ("port map")
 - Data Flow Design (concurrent statements)
 - Behavioral Design ("process")
- Concurrent vs. Sequential Statements
- Revisit: Signal (<=) and Variable (:=) Assignments
- Design Constructions
 - Concurrent: when-else, with-select-when
 - Sequential: if-then-else, case-when, loop

Signal Assignment (<=)




- Signal Assignment (<=)
 - Global to the entity
 - Concurrent execution
 - Do not be confused with the operator <= (equal or smaller)</p>
- For example: A1 <= B1 or C1
 - A1 must be declared outside a process.
 - A1 represents an internal wire or an input/output pin in port.



Variable Assignment (:=)



- Variable Assignment (:=)
 - Local to a process
 - Sequential execution
 - Constant/signal/variable initialization also uses ":="
- For example: A2 := B2 or C2
 - A2 must be declared inside a process.
 - A2 must be a variable.



Outline



- Architectural Design Methods
 - Structural Design ("port map")
 - Data Flow Design (concurrent statements)
 - Behavioral Design ("process")
- Concurrent vs. Sequential Statements
- Revisit: Signal (<=) and Variable (:=) Assignments
- Design Constructions
 - Concurrent: when-else, with-select-when
 - Sequential: if-then-else, case-when, loop

Design Constructions

- Concurrent: Statements that can be stand-alone
 - 1) when-else
 - ect-when Concurrent: OUTSIDE process
 - 2) with-select-when

- Sequential: Statements inside the process
 - 1) if-then-else
 - 2) case-when
 - 3) for-in-to-loop

Sequential – **INSIDE** process



Concurrent 1) when-else






1 library IEEE; 2 use IEEE.STD LOGIC 1164.ALL; 3 entity when ex is 4 port (in1, in2 : in std logic; 5 out1 : out std logic); 6 end when ex; 7 architecture when ex arch of when ex is Condition based 8 begin out1 <= '1' when in1 = '1' and in2 = '1' else '0'; 9 10 end when ex arch; when **condition** is true then out1 <= '1' otherwise then out $1 \le 0'$

Student ID:	Date:
Name:	

• Fill in line 9 using when-else:



1 library IEEE;

- 2 use IEEE.STD_LOGIC_1164.ALL;
- 3 entity when ex is
- 4 port (in1, in2 : in std_logic;
- 5 out1 : out std_logic);


6 end when ex;

- 7 architecture when ex_arch of when ex is
- 8 begin
- 9

10 end when_ex_arch;

Student ID:	Date:
Name:	

• Fill in the empty line to realize tri-state logic:



- 1 library IEEE;
- 2 use IEEE.STD LOGIC 1164.ALL;
- 3 entity tri_ex is

4 port (in1, enable: in std_logic	-C;	
-----------------------------------	-----	--

ut1: out std_logic);

- 6 end tri_ex;
- 7 architecture tri_ex_arch of tri_ex is
- 8 begin
- 9


5

11 end tri_ex_arch;

in1	enable	out1
0	0	Z
1	0	Z
0	1	0
1	1	1

Concurrent 2) with-select-when






- 1 library IEEE;
- 2 use IEEE.STD LOGIC 1164.ALL;
- 3 entity when_ex is
- 4 port (in1, in2 : in std_logic;
- 5 out1 : out std_logic);
- 6 end when ex;
- 7 architecture when ex arch of when ex is
- 8 begin
- 9 with inl select Signal based
- 10 out1 <= in2 when '1', ← when in1='1' then out1 <= in2

11 '0' when others; when in1 = other cases
12 end when ex arch; then out1 <= '0'</pre>

Student ID:	 Date:
Name:	

• Fill in lines 9~11 using with-select-when:

- 1 library IEEE;
- 2 use IEEE.STD LOGIC 1164.ALL;
- 3 entity when ex is
- 4 port (in1, in2 : in std logic;
- 5 out1 : out std logic);
- 6 end when ex;
- 7 architecture when ex arch of when ex is
- begin 8
- 9 10 11
- 12 end when ex arch;







Concurrent 1) when-else: Condition based
 out1 <= '1' when in1 = '1' and in2 = '1' else '0';
 when in1='1' and in2='1' then out1 <= '1', otherwise out <= '0'

Concurrent 2) when-else: Signal based

Outline



- Architectural Design Methods
 - Structural Design ("port map")
 - Data Flow Design (concurrent statements)
 - Behavioral Design ("process")
- Concurrent vs. Sequential Statements
- Revisit: Signal (<=) and Variable (:=) Assignments
- Design Constructions
 - Concurrent: when-else, with-select-when
 - Sequential: if-then-else, case-when, loop

Sequential 1) if-then-else



in1 out1 in2 entity if ex is port(in1,in2: in std logic; out1: out std logic); end if ex; architecture if ex arch of if ex is begin process (b) begin **if** in1 = '1' and in2 = '1' **then** out1 <= '1'; else out1 <= '0'; end if;


end process;

end if_ex_arch; CENG3430 Lec03: Architectural Styles of VHDL (v1.1) if (cond) then
 statement;
end if;

if (cond) then
 statement1;
else
 statement2;
end if;

```
if (cond1) then
    statement1;
elsif (cond2) then
    statement2;
elsif ...
else
    statementn;
end if;
```

Sequential 2) case-when





entity test_case is port (in1, in2: in std_logic; out1,out2: out std_logic); end test_case; architecture case_arch of test_case is signal b : std_logic_vector (1 downto 0); begin

```
process (b)
```

begin

case b is

when "00"|"11" => out1 <= '0'; out2 <= '1'; when others => out1 <= '1'; out2 <= '0';</pre>

end case;

```
end process;
b <= in1 & in2;
```

```
end case_arch;
```

CENG3430 Lec03: Architectural Styles of VHDL (v1.1)

- Student ID: _____ Date: Name: _____
 - List line numbers of concurrent statements: Answer:

• Fill in the truth table:

b(1)	b(0)	out1	out2		
0	0				
0	1				
1	0				
1	1				

Concurrent vs. Sequential Constructions

6	1	
R R		

Concurrent	Sequential	
when-else	if-then-else	
b <= "1000" when a = "00" else	if a = "00" then b <= "1000"	
"0100" when a = "01 " else	elsif a = "01" then b <= "1000"	
"0010" when a = "10 " else	elsif a = "10" then b <= "1000"	
"0001" when a = "11";	else b <= "1000"	
	end if;	
with-select-when	case-when	
with a select	case a is	
b <= "1000" when "00",	when "00" => b <= "1000";	
"0100" when "01",	when " 01 " => b <= "0100";	
	when "01" \Rightarrow b \Leftarrow "0100"; when "10" \Rightarrow b \Leftarrow "0010";	
"0100" when "01",		

Sequential 3) loop (1/2)

```
library IEEE;
                                             in1(3:0)
                                                     _out1(3:0)
use IEEE.STD LOGIC 1164.ALL;
entity for ex is
port (in1: in std logic vector(3 downto 0);
     out1: out std logic vector(3 downto 0));
end for ex;
architecture for ex arch of for ex is
begin
                              process (in1) while-loop
                   for-loop
  process (in1)
                              variable i: integer := 0;
  begin
    for i in 0 to 3 loop
                              begin
                                  while i < 3 loop
      out1(i) \leq not in1(i);
    end loop;
                                    out1(i) \leq not in1(i);
                                  end loop;
```

end process;

```
end process;
```

end for ex arch; CENG3430 Lec03: Architectural Styles of VHDL (v1.1)

Sequential 3) 100p (2/2)



• for-loop
for i in 0 to 3 loop
 out1(i) <= not in1(i);
end loop;</pre>

- The loop parameter (e.g.,
 i) does NOT need to be declared.
 - It is implicitly declared within the loop.
 - It may not be modified within the loop (e.g., i := i-1;).

for-loop is supported for synthesis.

CENG3430 Lec03: Architectural Styles of VHDL (v1.1)

while-loop
variable i: integer:=0;
...

while i < 3 loop
 out1(i) <= not in1(i);
end loop;</pre>

- The while loop repeats if the <u>condition</u> tested is true.
 - The condition is tested before each iteration.
- while-loop is supported
 by some logic synthesis
 tools, with certain
 restrictions.

https://www.ics.uci.edu/~jmoorkan/vhdlref/for_loop.html https://www.ics.uci.edu/~jmoorkan/vhdlref/while.html

Studen	t ID:	
Name:		

Date:

• Rewrite arch1 without a process()

```
architecture arch1 of ex1
architecture arch1 of ex1
is
                               is
begin
                               begin
  process (in1)
  begin
    for i in 0 to 3 loop
      out1(i) <= not in1(i);</pre>
    end loop;
  end process;
                               end for ex arch;
end for ex arch;
```

Summary



- Architectural Design Methods
 - Structural Design ("port map")
 - Data Flow Design (concurrent statements)
 - Behavioral Design ("process")
- Concurrent vs. Sequential Statements
- Revisit: Signal (<=) and Variable (:=) Assignments
- Design Constructions
 - Concurrent: when-else, with-select-when
 - Sequential: if-then-else, case-when, loop